Abstract -A low voltage topology that uses a capacitively coupled resonating element has been introduced using 0.18 ptm CMOS technology. The topology utilizes the decoupling scheme to dc isolate circuit elements that are connected in series and share a common dc current. A 5.7 GHz variable-gain low noise amplifier (VGLNA) is presented with simulation results exhibiting a noise figure of 1.02 dB (Fig. 1) , power gain of 19.41 dB with gain tuning range of 6 dB ( Fig. 2) and IIP3 of -1.11 dBm. The power consumption reported is 12.88 mW at supply of Vdd = 0.7 V for power optimization circuit. Simulation results show that the proposed VGLNA has better noise performance and improved power consumption compared to the conventional cascode VGLNA.
Introduction
With the emergence of potential markets for anytime, anywhere communications on a global basis, radio frequency (RF) design and implementation is in strong demand. Such demands have prompted many design challenges especially in low voltage and low power integrated circuits. Together with the bandwidth and sensitivity limitations, this goal calls for circuit and architecture breakthroughs.
Low supply voltage is one of the efficient methods to lower the circuit power consumption. The CMOS technology has the ability of operating at low supply voltages; 0.85-2.0 V [1] [2] [3] [4] [5] . This paper presents a lowvoltage topology for designing a variable gain low noise amplifier (VGLNA) operating at multi-giga Hertz applications. This topology which uses capacitively coupled LC tanks has been proposed in a low noise amplifier circuit using bipolar process [6] but not on a variable gain low noise amplifier circuit in CMOS process as proposed here. In Fig. 2 In order to ensure the proper operation for the low voltage topology, two basic conditions need to be satisfied [7] . The two conditions are given as follows: (a) all transconductance current generated by MI (gmlVgsl) should be fed into 1/gm2 (transconductance of M2) and (b) the gain at node X, relative to input voltage, should be near unity or 0 dB. Since the coupling circuitry is isolated from the rest of the circuit, analysis would only be concentrated on this part. In Fig. 3 (a), an equivalent network representation of the coupling circuitry is shown. The equivalent resistance at resonance of the LC tanks is given by [7] Rrd (1 + Q2 )Rd
Low Voltage Topology
(1) 
Decoupling Scheme on VGLNA
To verify the functionality of the low-voltage topology, a VGLNA is designed using the proposed structure and simulated. Fig. 4 (Fig. 2) . The values of Lg and Ls were selected such that the input impedance to the amplifier equaled 50 ohm. The inter-stage matching network located between two stages is designed to fit high frequency without degrading the noise performance of the circuit. Simulation result of the noise performance is shown in Fig. 5 This method implies that the gain tuning range can be achieved by using a simple current mirror designed with different widths according to requirements. Multiple current mirrors with different widths can be connected through switches to provide different gains in a single chip as well as designing the current mirror off-chip to obtain the desired gain. Fig. 7 is the power gain (S21) and the input reflection coefficient (SI1) of the VGLNA with 0.7 V supply. The power gain is 19.4 dB and the SI1 is -13.5 dB. The output reflection coefficient (S22) is -23.0 dB while the IIP3 simulated is equivalent to -1.11 dBm. (Fig. 4) optimized for linearity and power with a traditional 1.8 V cascode amplifier (Fig.  8 ) [9] . For the comparison, both designs have been chosen to operate at WLAN frequency band and were tuned to operate at its tradeoffs between linearity, noise and power matching. The main difference between both designs is the use of the capacitively coupled resonating element in the low voltage cascode. We note that the low voltage cascode VGLNA has shown significant improvement of performance in most areas especially in noise figure and power gain. There is significant tradeoff between power consumption and linearity. One low voltage cascode has been optimized for linearity by making sure its stability with reasonable S11, S22 and 11P3. On the other hand, the same low voltage cascode which has been optimized for power shows that there is 6.79 dB improvement in power consumption and this is with tradeoff of linearity or stability; S11, S22 and 11P3. The low voltage cascode shows an enhanced noise figure (NF) of 2.6 dB compared to traditional cascode. This enhancement is due to the fact that some of the shot noise associated with M2 has been diverted to ground by the capacitively coupled resonating elements and does not enter Ml. This is true when the two conditions required have been satisfied. This could help to reduce the noise figure, increase linearity or both.
Conclusion
The low voltage topology VGLNA designed using 0.18 ptm CMOS technology has been presented in this paper. The basic criteria for implementation of the circuit have been outlined. The supply is only 0.7 V and the performance of the circuit is still desirable. 
